[1]
P. Keresztes and T. Hídvégi, “Dual-Rail Asynchronous Implementation of a VLSI Processor for Digital Cellular Neural Networks”, Acta Tech. Jaurinensis, vol. 1, no. 3, pp. pp. 499–512, Jan. 2008.