Keresztes, P., & Hídvégi, T. (2008). Dual-Rail Asynchronous Implementation of a VLSI Processor for Digital Cellular Neural Networks. Acta Technica Jaurinensis, 1(3), pp. 499–512. Retrieved from https://acta.sze.hu/index.php/acta/article/view/292